

09-846,119

WHAT IS CLAIMED IS:

STI

1. A method for fabricating a shallow trench isolation region, comprising:

5 blanket depositing a trench fill material over a semiconductor topography comprising one or more trenches;

STI

polish → etch back

polishing said semiconductor topography to form an upper surface of the semiconductor topography at an elevation above the trenches, wherein the upper surface does not comprise a polish stop material; and

10

etching an entirety of the upper surface simultaneously, wherein remaining portions of the trench fill material are laterally confined within the trenches.

15

2. The method of claim 1, wherein an upper surface of the remaining portions is above an upper surface of a semiconductor substrate within the semiconductor topography.

STI

20

3. The method of claim 2, wherein said upper surface of the remaining portions is less than approximately 200 angstroms above the upper surface of the semiconductor substrate.

STI

4. The method of claim 1, wherein said polishing comprises a fixed abrasive polishing process.

STI 25

5. The method of claim 1, further comprising forming an intermediate layer upon an upper surface of the semiconductor topography prior to said depositing trench fill material, and wherein said etching comprises etching at least a portion of the intermediate layer.

30

- STI
6. The method of claim 5, wherein said intermediate layer comprises a base oxide layer.
- STI
- 5 7. The method of claim 5, wherein said intermediate layer further comprises a doped oxide layer.
- STI
8. The method of claim 7, wherein said doped oxide layer comprises borophosphosilicate glass.
- 10 9. The method of claim 5, wherein said intermediate layer further comprises a nitride layer, and wherein a thickness of said nitride layer is less than approximately 500 angstroms.
- STI
- 15 10. The method of claim 5, wherein said intermediate layer further comprises a silicon carbide layer.
- STI
11. The method of claim 5, wherein said intermediate layer further comprises a carbonated polymer layer.
- 20 12. A method for processing a semiconductor topography, comprising:
- Both
- polishing an upper layer of said semiconductor topography to form an upper surface of the semiconductor topography at an elevation above an
- 25 underlying layer, wherein said underlying layer comprises a lateral variation in polishing characteristics; and
- etching the entirety of the upper surface of the semiconductor topography simultaneously to expose the underlying layer.

13. The method of claim 12, wherein said upper surface of the semiconductor topography is spaced sufficiently above the underlying layer to avoid dishing during said polishing. *Both*

5 14. The method of claim 12, wherein said upper surface of the semiconductor topography is spaced sufficiently above the underlying layer to avoid polishing the underlying layer. *Both*

15. The method of claim 12, wherein said elevation is between approximately 100
10 angstroms and approximately 1000 angstroms. *Both*

16. The method of claim 12, wherein said polishing comprises a fixed abrasive polishing process. *Both*

15 17. The method of claim 12, wherein said upper layer comprises an interlevel dielectric layer. *ILD*

18. The method of claim 17, wherein said interlevel dielectric layer comprises silicon dioxide. *ILD*

20 19. The method of claim 12, wherein said underlying layer comprises a silicon substrate patterned with dielectric filled trenches. *STI*

12, 25 20. The method of claim 12, wherein said underlying layer comprises silicon nitride regions laterally interspersed with silicon dioxide regions. *Both*

21. The method of claim 12, wherein said underlying layer comprises conductive regions interspersed with dielectric regions. *Both*

22. A method for processing a semiconductor topography, comprising using fixed abrasive polishing of a dielectric layer for reducing a required thickness of an additional layer underlying the dielectric layer. *Both*

5 23. The method of claim 22, wherein said additional layer has different polishing characteristics than the dielectric layer. *Both*

24. The method of claim 22, wherein said reducing comprises forming the additional layer with a thickness of less than approximately 500 angstroms. *Both*

10

25. The method of claim 22, wherein said reducing comprises forming the additional layer with a thickness of approximately 150 angstroms or less. *Both*

15

26. The method of claim 22, wherein said reducing comprises eliminating the additional layer. *Both*

27. The method of claim 22, wherein the dielectric layer comprises a trench fill layer for shallow trench isolation regions. *STI*

20

28. The method of claim 22, wherein the dielectric layer comprises an interlevel dielectric layer. *ILD*

25

29. The method of claim 22, wherein said fixed abrasive polishing process comprises applying a fluid substantially free of particulate matter between the semiconductor topography and an abrasive polishing surface. *Both*

30. The method of claim 22, further comprising etching the dielectric layer subsequent to said fixed abrasive polishing the dielectric layer. *Both*

30